



Estd: 1998

**MADANAPALLE INSTITUTE OF TECHNOLOGY & SCIENCE, MADANAPALLE**  
**(UGC – AUTONOMOUS INSTITUTION)**

(Affiliated to JNTUA, Ananthapuramu & Approved by AICTE, New Delhi)  
[www.mits.ac.in](http://www.mits.ac.in)

Schedule -M. Tech (VLSI Design & Embedded Systems) II Year I Semester (R24) Mid- Term Test -II December -2025

**Academic Year – 2025-2026 (For 2024 Admitted batch)**

**Skill Enhancement Course**

| Branch | Date & Day               | Session & Time        | Roll Nos              | Course Name /Code                                          | Lab No |
|--------|--------------------------|-----------------------|-----------------------|------------------------------------------------------------|--------|
| M.Tech | 18.12.2025<br>(Thursday) | AN: 02:00 PM-04:00 PM | 24691D6901-24691D6915 | QNX Embedded Real<br>Time Operating System<br>(24VESP601 ) | LB-202 |



**CONTROLLER OF EXAMINATIONS**

**CONTROLLER OF EXAMINATIONS**

MADANAPALLE INSTITUTE OF TECHNOLOGY & SCIENCE  
(UGC – AUTONOMOUS)  
Plot No 14 Kadir Road Angali  
Madanapalle - 517 025, A.P.



**PRINCIPAL**

**Principal**  
**Madanapalle Institute of**  
**Technology & Science**  
**MADANAPALLE**